A low power and low cost scan test architecture for multi-clock domain SoCs using virtual divide and conquer

We propose a clock-domain-based partitioning technique for practicing scan test in large system-on-chips with multiple clock domains with the intent of reducing test application time and test power.