By Topic

A low-power asymmetric source driver level converter based current-mode signaling scheme for global interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
A. Narasimhan ; Dept. of Comput. Sci. & Eng., Buffalo Univ., NY, USA ; B. Srinivasaraghavan ; R. Sridhar

Global interconnects pose a significant challenge to the dense very deep submicron (VDSM) system-on-chips (SoC), due to increasing wire delay and its variations. Hence, interconnection techniques which decrease delay, delay variation and ensure signal integrity, play an important role in future technologies. In this regard, current-mode low-swing interconnection techniques provide an attractive alternative to conventional full-swing voltage-mode techniques in terms of delay, power and noise immunity. In this paper, we present a new current-mode low swing interconnection technique that reduces the delay and delay variations in global interconnects. Simulation results indicate significant savings in power, reduction in delay and increase in noise immunity compared to other techniques.

Published in:

19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)

Date of Conference:

3-7 Jan. 2006