By Topic

State encoding of finite-state machines targeting threshold and majority logic based implementations with application to nanotechnologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhang, R. ; Dept. of Electr. Eng., Princeton Univ., NJ, USA ; Jha, N.K.

In this paper, we address the problem of state encoding of finite-state machines (FSMs) targeting threshold and majority logic based implementations, which have applications in nanotechnologies. Previous work on state encoding is based on Boolean logic. These methods try to optimize either the literal count or sum-of-product (SOP) terms count, which are more relevant for CMOS technology based circuits. As progress is made in the material and physical understanding of nanoscale devices, functionally-correct nanoscale circuits based on threshold and majority gates are being successfully demonstrated. However, there exists no methodology or design automation tool for state encoding targeting threshold and majority gate based implementations. We propose such a methodology based on an evolutionary algorithm. Experimental results indicate that large reductions in gate count, area and interconnect count are possible, compared to some traditional state encoding methods.

Published in:

VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design., 19th International Conference on

Date of Conference:

3-7 Jan. 2006