By Topic

A low power 6-bit A/D converter achieving 10-bit resolution for MEMS sensor interface using time-interleaved delta modulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Koushik De ; Qualcore Logic Ltd., Hyderabad, India ; Santiram Kal

This paper describes time-interleaved delta ADC as a digital interface for low frequency MEMS sensor signal. The design is presented as a simple low power solution for A/D conversion in comparison to popular sigma-delta converters. Conventional delta modulator is modified with insertion of an array of comparators and a coder i.e. an up/down counter. Time interleaving is done within the array to operate the sensitive analog part in slower speed while maintaining a higher oversampling ratio of the converter. The up/down counter acts as low-pass filter in the delta modulation loop and by resetting it in proper interval decimation can also be performed. Simulation of the test structure for the 6-bit ADC in 0.18μm CMOS process shows output SNR of 60dB, with INL and DNLs less than 0.5 LSB. The output SNR is equivalent to 10-bit of resolution. To obtain such resolution with only 6-bit output the total power the design consumes from a single 1.8 V supply is only 2.3mW. The die area of the ADC is only 0.8mm × 0.6mm.

Published in:

19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)

Date of Conference:

3-7 Jan. 2006