By Topic

Low-power design strategies for mobile computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Prasad, A.V.S.S. ; Agere Syst., Bangalore, India ; Mathews, J. ; Naganathan, N.

Summary form only for tutorial. The advent of nanometer design process has enabled the integration of multi-million gates with a variety of functionality as a system-on-chip (SoC). The demand for high levels of integration in SoCs are fueled by a strong demand in consumer oriented products for hand held computing, multimedia and other communication products. For these products, power budget is a very critical factor deciding the battery life, size and weight of the portable devices. Designers need to use energy reduction techniques to support as many design features and functions and still keep within the system power budget. The tutorial presents a comprehensive introduction to low power design techniques, and challenges in various facets of the design process. We present an in-depth introduction to concepts with a holistic view to overcome the various challenges and present strategies with a practical approach to the key issues in the design of low power solutions. All the techniques are discussed with practical examples.

Published in:

VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design., 19th International Conference on

Date of Conference:

3-7 Jan. 2006