Skip to Main Content
Test compression/decompression methods for reducing the test application time and memory requirement of an LSI tester have been proposed. In these methods, the employed coding algorithms are tailored to a given test data, so that the tailored coding algorithm can compress highly the test data. However, these methods have some drawbacks, e.g., the coding algorithm may not be effective in extra test data except for the given test data. In this paper, we introduce an embedded decompressor that is reconfigurable according to the used coding algorithms and a given test data. Its reconfigurability can overcome the drawbacks of conventional decompressors with keeping high compression ratio. Moreover, we propose an architecture of reconfigurable decompressors for four variable-length codings. In the proposed architecture, the common functions for four codings are implemented as fixed (or non-re configurable) components so as to reduce the configuration data, which is stored on an ATE and sent to a CUT. Experimental results show that (1) the configuration data size becomes reasonably small by reducing the configuration part of the decompressor, (2) the reconfigurable decompressor is effective for SoC testing in respect of the test data size, and (3) it can achieve an optimal compression of test data by Huffman coding.
Date of Conference: 17-19 Jan. 2006