By Topic

Eliminating Inter-Thread Interference in Register File for SMT Processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hua Yang ; Harbin Institute of Technology, Harbin, China ; Gang Cui ; Xiaozong Yang

For simultaneous multithreaded (SMT) processors, a large rename register file (RRF) is indispensable for holding intermediate results of in-flight instructions from multiple threads. Meanwhile, inter-thread interferences lower the efficiency of RRF badly, exacerbating the pressure on RRF design. We propose Thread-Sensitive Register Renaming (TSRR), which tracks the performance variations and dynamically tunes the amount of rename registers available to each thread. In contrast to the traditional fullyshared RRF, this partly-shared scheme of TSRR guarantees (1) each thread has opportunities to fully exhibit its performance potential, (2) each thread can occupy just a reasonable number of rename registers, eliminating harmful inter-thread conflicts, and (3) the poorest-performance thread neither hinder other threads nor starve itself.

Published in:

Parallel and Distributed Computing, Applications and Technologies, 2005. PDCAT 2005. Sixth International Conference on

Date of Conference:

05-08 Dec. 2005