By Topic

Improved design of digital fractional-order differentiators using fractional sample delay

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chien-Cheng Tseng ; Dept. of Comput. & Commun. Eng., Nat. Kaohsiung First Univ. of Sci. & Technol., Taiwan

In this paper, a digital fractional-order differentiator (FOD) is designed by using fractional sample delay. To improve the design accuracy of conventional fractional differencing and Tustin design methods at high frequency regions, the integer delay is replaced by fractional sample delay. By using the well-documented finite-impulse-response Lagrange, infinite impulse response allpass, and Farrow fractional delay filters, the proposed FOD can be implemented easily even though the fractional sample delay is introduced. Several design examples are illustrated to demonstrate the effectiveness of the proposed method.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:53 ,  Issue: 1 )