By Topic

Designing an FPGA SoC using a standardized IP block interface

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Shannon, L. ; Dept. of Electr. & Comput. Eng., Toronto Univ., Ont. ; Fort, B. ; Parikh, S. ; Patel, A.
more authors

Designing systems on-chip is becoming increasingly popular as die sizes increase and technology sizes decrease. The complexity of integrating different types of processing elements (PEs) that use different communication protocols and interfaces complicates the system-level design methodology. Recent work provided a proof of concept demonstrating how a controller could be used to provide a generic system-level interface that separates the functionality of a PE from its communication protocols and makes the actual physical interconnections between modules a lesser problem. This paper summarizes how the SIMPPL model is able to implement the system-specific requirements of an MPEG-1 video decoder and the overhead this framework incurs

Published in:

Field-Programmable Technology, 2005. Proceedings. 2005 IEEE International Conference on

Date of Conference:

11-14 Dec. 2005