By Topic

HW/SW interface synthesis based on Avalon bus specification for Nios-oriented SoC design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Feng Lin ; Dept. of Comput. Sci. & Technol., Tsinghua Univ., Beijing, China ; Haili Wang ; Jinian Bian

HW/SW interface synthesis plays an important role in systems-on-chip design. In this paper, we propose a new HW/SW interface synthesis design method aiming at the Nios-based SoC platform. Our main motivation is to separate the consideration of interface circuits from HW/SW modules design, leaving SW modules in the Nios processor and HW modules in the FPGA as peripherals. Different interface circuits will be kept as templates in interface library customized for different bus structures and transfer modes. When interface synthesizing, HW modules themselves are left with no changes; they only need to select different interface templates from the library according to the structure and transfer mode of the bus they connect to. The experimental results show this design methodology can efficiently solve the HW/SW interface synthesis problems on the Nios platform mentioned above well.

Published in:

Field-Programmable Technology, 2005. Proceedings. 2005 IEEE International Conference on

Date of Conference:

11-14 Dec. 2005