IC layout verification method, which considers mismatches between results of lithographical modeling and a real image

This paper describes a method of IC layout verification on manufacturability. The method considers matches between results of lithography modeling and a image on a wafer obtained after manufacturing