By Topic

Platform-based synthesis design methodology for system-on-chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wen Quan ; Dept. of Manage. Sci. & Eng., Southeast Univ., Nanjing, China ; Liu Bo ; He Jianmin

Platform-based design for system-on-chips (SoCs) uses existing designs as starting points for new system implementations and put more stress on system level reuse. Synthesis methods are important elements in platform-based design methodologies. This paper takes hardware/software (HW/SW) co-design and high level design reuse as keys to SoC design. First, it introduces a system level co-exploration methodology and presents a typical platform-based design flow. Then it emphasizes performance analysis; considering a problem called the first-generation dilemma, proposes a revised platform-based design flow. To support design technology innovations, several synthesis issues are discussed, such as platform reuse, configurable architecture, and system level verification. In addition, it adopts market-oriented views and synthesis tools such as Cadence VCC to make the design practical.

Published in:

2005 6th International Conference on Electronic Packaging Technology

Date of Conference:

30 Aug.-2 Sept. 2005