By Topic

Formal specification of an asynchronous processor via action refinement

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Xiuli Sun ; Chengdu Inst. of Comput. Applications, Chinese Acad. of Sci., China ; Xiaoyu Song ; Jinzhao Wu ; M. Majster-Cederbaum

With the purpose of providing a formal specification of pipelines, a central problem in asynchronous hardware design, we show how action refinement can be used to develop asynchronous pipelined microprocessors, where each functional unit of the processor is stepwise obtained, leading to a structured and modular design. Furthermore, the handling of hazard situations is realized during the refinement procedures.

Published in:

Microprocessor Test and Verification (MTV'04), Fifth International Workshop on

Date of Conference:

9-10 Sept. 2004