By Topic

Design of low-power content-addressable memory cell

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kuo-Hsing Cheng ; Dept. of Electr. Eng., Tamkang Univ., Taiwan ; Chia-Hung Wei ; Yu-Wen Chen

Content addressable memory (CAM), a large amount of energy is generally expended charging and discharging most of the match lines on most cycles. In this paper, a new low-power CAM cell with a single bit line design is proposed to reduce the comparison power of CAM cell. The proposed CAM cell can reduce almost half of heavy capacitance loading and the frequently switching of two complementary bit lines. In the CAM word circuit design, a static pseudo nMOS logic structure with a precomputation approach is used to effectively avoid the frequently switching in the match lines. The CAM design is based on TSMC 0.25 μm CMOS process with 2.5 V supply voltage. The power consumption of the proposed CAM is 16.38 mW under 300 MHz operation frequency. Moreover, the power-performance metric is 13.33 fJ/bit/search for random inputs.

Published in:

Circuits and Systems, 2003 IEEE 46th Midwest Symposium on  (Volume:3 )

Date of Conference:

27-30 Dec. 2003