By Topic

ESD Protection Design Optimization Using a Mixed-Mode Simulation and Its Impact on ESD Protection Design of Power Bus Line Resistance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Hayashi, H. ; Oki Electric Industry Co. Ltd., 550-1 Higashiasakawa-cho, Hachiouji-shi, Tokyo, 193-8550 Japan. TEL: +81-426-62-6109, FAX: +81-426-67-8367, E-mail: hayashil23@oki.com ; Kuroda, T. ; Kato, K. ; Fukuda, K.
more authors

This paper presents a new optimization method of ESD protection design using a mixed-mode ESD simulation with a calibrated model based on DC and TLP characteristics. As a result, the influence of power bus line resistance on ESD protection design is clarified using the calibrated model for each device used in ESD protection circuit. ESD surge flows into an internal circuit easily as the value of the power bus line resistance increases even if the ESD tolerance of a power clamp element is high enough.

Published in:

Simulation of Semiconductor Processes and Devices, 2005. SISPAD 2005. International Conference on

Date of Conference:

01-03 Sept. 2005