By Topic

Wirelength optimization by optimal block orientation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xin Hao ; Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA ; F. Brewer

Rectangular cells can be flipped in place along either horizontal or vertical axis without changing the area of a layout. During floorplanning, both the location and orientation of cells are determined. However, the complexity of the floorplanning process usually means that the wirelength is not minimum. This paper proposes a technique for wirelength minimization based on in-place flipping of cells that can be applied to any floorplan style consisting of rectangular blocks or sub-blocks. Instead of conventional search procedures, a Boolean symbolic approach is proposed to generate flip-optimal floorplans. Experimental results show that it can effectively reduce the wirelength of current state of the art approaches, at no cost in area and with modest runtimes.

Published in:

ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.

Date of Conference:

6-10 Nov. 2005