Storage assignment during high-level synthesis for configurable architectures | IEEE Conference Publication | IEEE Xplore