By Topic

Optimization of electronic power consumption in wireless sensor nodes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Jayapal, S. ; Inst. of Microsystem Technol., Albert-Ludwigs-Univ., Freiburg, Germany ; Huang, R. ; Ramachandran, S. ; Bhutada, R.
more authors

Due to the power limitation in wireless sensor nodes, special attention is required in optimizing the power consumption of the necessary electronics on a node. This can be done at different levels of abstraction, while architectural level optimization brings a major power reduction due to the fact that any changes made at this level of abstraction will be reflected back to the lower levels, all other levels must be also considered in an overall power reduction strategy. This paper discusses different possibilities of power reduction at system, architectural, and circuit level of the node's electronics. It also addresses different communication protocols and their effect on the power consumption of a wireless sensor node.

Published in:

Digital System Design, 2005. Proceedings. 8th Euromicro Conference on

Date of Conference:

30 Aug.-3 Sept. 2005