By Topic

Modeling the behaviour of the sub-micron MOS transistors in mixed-signal integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Dobrescu, D. ; Politehnica Univ. of Bucharest ; Vizireanu, N. ; Dobrescu, L.

Recent mixed-signal circuits designed in deep sub-micron technologies uses 5-7 interconnection layers. The distributed capacitance between these layers, the increased resistance of the current path, due to the high W/L ratio, and the inductances of the terminals act as complex loads for the MOS transistors operated at small signal. This paper studies the behaviour of the sub-micron MOS transistors with mixed (resistive/inductive) loads and points out several methods for improving the circuit parameters. The aspect of the distributed resistance and capacitance of the interconnection lines between the circuit and the load is also discussed. The wire sizing problem, which for a great part of the circuit designers is based on the DC value, is analysed from a new point of view: signal propagation

Published in:

Semiconductor Conference, 2005. CAS 2005 Proceedings. 2005 International  (Volume:2 )

Date of Conference:

5-5 Oct. 2005