By Topic

A VLSI architecture of a DS-CDMA decision feedback multistage parallel interference cancellation detector

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Meijri, L. ; Dept. of Electr. & Comput. Eng., Universite du Quebeca Trois-Rivieres, Que. ; Dahmane, A.O.

In direct-sequence code division multiple access (DS-CDMA) systems, performances are limited by multiple access interference (MAI). To mitigate this effect and hence provide a significant increase in capacity and allow high data rates, multiuser detection (MUD) techniques are used. The main drawback of such receivers is the increase in complexity when compared to the conventional receiver based on the Rake receiver. The multistage parallel interference cancellation (MPIC) receiver is considered a serious candidate for practical implementation showing a good tradeoff between performance and complexity. However, in order to satisfy the performances of the third generation systems, it is important to use MPIC with decision feedback (DF). The parallel implementation of the DF-MPIC is no longer straightforward. Hence, a new pipeline architecture of the DF-MPIC is proposed in this paper

Published in:

Electrical and Computer Engineering, 2005. Canadian Conference on

Date of Conference:

1-4 May 2005