By Topic

A fast, pipelined implementation of a two-dimensional inverse discrete cosine transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
R. Swamy ; Dept. of Electr. & Comput. Eng., Alberta Univ., Edmonton, Alta., Canada ; M. Khorasani ; Yongjie Liu ; D. Elliott
more authors

The inverse discrete cosine transform (IDCT) is a significant component in today's JPEG and MPEG decoders. Of all the stages in the decoding process of a JPEG file, the IDCT is the most computationally intensive. Hence, we require fast and efficient implementations, either in software or hardware. Numerous individual designs for computing the ID-IDCT have been proposed. Our 2D-IDCT incorporates two of our ID-IDCT cores and a transpose network to provide a stall-free pipeline. In this paper, we describe a fast hardware implementation of a two-dimensional IDCT architecture that implements a variation of the modified Loeffler algorithm. This design is currently functionally verified, synthesized and tested on the Xilinx Virtex II FPGA. Our FPGA implementation has a throughput of over 800 M coefficients per second, implemented as an eight-wide pipeline with a clock frequency of 102 MHz. We suggest ideas to parallelize the design and further enhance performance. We also describe an ASIC design of the HDL model that operates at a clock frequency of 154 MHz using TSMC'S 0.18 mum CMOS technology. Our VHDL implementation is released as "open source "

Published in:

Canadian Conference on Electrical and Computer Engineering, 2005.

Date of Conference:

1-4 May 2005