By Topic

Neural network architectures for systolic arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
C. Shim ; Sch. of Electr. Eng. & Comput. Sci., Oklahoma Univ., Norman, OK, USA ; J. Y. Cheung

Summary form only given, as follows. The authors propose the use of an artificial neural network model to simulate the functions and operations of a systolic array. A systolic array and a neural network are both easy to implement and easy to configure. Since a neural network can be implemented on a programmable VLSI chip, it is very fast, easy to reconfigure, and cost-effective. It is concluded that a wide variety of designs of systolic arrays can easily be simulated on neural networks

Published in:

Neural Networks, 1991., IJCNN-91-Seattle International Joint Conference on  (Volume:ii )

Date of Conference:

8-14 Jul 1991