By Topic

Support for multiprocessor synchronization and resource sharing in system-on-programmable chips with softcores

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

In this paper we present an arbitrator implementation for enabling multiprocessor synchronization and resource sharing primitives with guaranteed maximum latency in real-time operating systems (RTOS). The arbitrator has been developed for use in conjunction with the NIOS II softcore in the Altera family of system on programmable chips.

Published in:

SOC Conference, 2005. Proceedings. IEEE International

Date of Conference:

25-28 Sept. 2005