By Topic

PRESAGE, a tool for the design of low-cost systolic circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
van Dongen, V. ; Philips Res. Lab., Brussels, Belgium

The theory behind PRESAGE is described. Given a set of uniform recurrences, PRESAGE finds the linear timing and the linear allocation functions that minimize the number of time steps and the number of processors in the circuit. Depending on the specifications, pure or semisystolic circuit designs are generated. Specifications on the connections are used to derive circuits with unidirectional data flow. Finally, when both directions of pipelining are allowed, PRESAGE finds the one that minimizes the cost of the circuit. The essence of the tool is an algorithm that solves some particular integer programming problems. The method used by the algorithm is briefly summarized

Published in:

Circuits and Systems, 1988., IEEE International Symposium on

Date of Conference:

7-9 Jun 1988