Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

From recursive algorithm to parallel VLSI accelerator: a hierarchical design system with testbed

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Deprettere, E.F. ; Dept. of Electr. Eng., Univ. of the Netherlands, Delft, Netherlands

An instance of a design method allowing the interactive mapping of certain recursive algorithms to nearest-neighbor SMD (single-instruction, multiple data stream) processor arrays is considered. The design system accepts certain sequential iterative algorithms and aids the designer in obtaining any desired fixed size parallel or pipeline (VLSI) implementation. The authors give a concise description of a prototype design system that supports the mapping trajectory, including the VLSI design of the processor elements, as well as the testing of the functional behavior of both an individual processor and the processor array in a real-world environment. An illustrative example is given

Published in:

Circuits and Systems, 1988., IEEE International Symposium on

Date of Conference:

7-9 Jun 1988