By Topic

A new dynamic gate capacitance measurement protocol to evaluate integrated high-voltage devices' switching loss performances in power management applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Grelu, C. ; LPM, CNRS, Villeurbanne, France ; Baboux, N. ; Bianchi, R.A. ; Plossu, C.

A novel dynamic gate capacitance characterization technique is proposed to evaluate switching losses in power devices. Dynamic gate capacitance is obtained by measuring the gate displacement current due to the application of a controlled gate voltage pulse, closely matching real operation conditions of power switches. Several architectures for 20-V MOSFET transistors, integrated in a low-cost power management 0.13-μm CMOS technology, are studied. Experimental results are compared to a specific small-signal model for switching transition gate capacitance.

Published in:

Electron Devices, IEEE Transactions on  (Volume:52 ,  Issue: 12 )