By Topic

Panel Summaries

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

An evening panel session entitled "Microelectronics and Test in 'The New Europe'--Challenges and Opportunities in Research and Industry," took place on 23 May at the 10th European Test Symposium (ETS 05). Raimund Ubar and Hans-Joachim Wunderlich (University of Stuttgart) organized the panel session, and Erik Jan Marinissen (Philips Research) served as moderator. Panelists included representatives of the Eastern European countries that have recently joined the EU, those who live and work outside the EU, and Western companies with branches or subcontractors in Eastern European countries.A panel session at the 3rd IEEE Infrastructure IP (IIP) Workshop held in conjunction with the VLSI Test Symposium focused on the question, "Is silicon debug the Cinderella of infrastructure IP?" IEEE Design & Test coorganized the panel session, and R. Chandramouli of Virage Logic served as chair.

Published in:

Design & Test of Computers, IEEE  (Volume:22 ,  Issue: 6 )