By Topic

IC outlier identification using multiple test metrics

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sabade, S.S. ; Texas Instrum., TX, USA ; Walker, D.M.

With increasing variation in parametric data, it is necessary to adopt statistical means and correlations that consider other process parameters. Determining an appropriate threshold is difficult because of the several orders of magnitude variation in fault-free IDDQ. Therefore, it is necessary to use secondary information to identify outliers. This article proposed a combination of two IDDQ test metrics for screening outlier chips by exploiting wafer-level spatial correlation. No single metric alone suffices to screen all outliers. The addition of a secondary metric also comes at the risk of additional yield loss. Maintaining stringent process control proves to be challenging for deer-submicron technologies. Therefore, understanding underlying process variables and their impact on test parameters are crucial for yield requirements. As IDDQ test loses its effectiveness, it becomes necessary to correlate multiple test metrics, and a combination of multiple outlier screening methods might be necessary. A combination of CR and NCR with other test parameters can be useful for screening low-reliability chips, and an analysis of wafer patterns can be useful in reducing the number of required vector pairs.

Published in:

Design & Test of Computers, IEEE  (Volume:22 ,  Issue: 6 )