Cart (Loading....) | Create Account
Close category search window
 

A GA-based timing-driven placement technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Yoshikawa, M. ; Dept. of VLSI Syst. Design, Ritsumeikan Univ., Kyoto, Japan ; Terai, H.

Deep-sub-micron technology (DSM) of 0.18 micron and below enable the integration of logical circuits having more than 10 million gates. In such a DSM technology, timing constraint has become the dominant factor in the performance of VLSI. This paper discusses a novel timing driven placement technique through genetic algorithm. The proposed algorithm has a two-level hierarchical structure consisting of outline placement and detail placement. For selection control, new objective functions are introduced for improving interconnect delay, power consumption and chip area. Experimental result shows improvement of 5.8%for interconnect delay, 0.1% for power consumption and 0.8% for chip area.

Published in:

Computational Intelligence and Multimedia Applications, 2005. Sixth International Conference on

Date of Conference:

16-18 Aug. 2005

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.