By Topic

Multiple fault detection and diagnosis techniques for lookup table FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lu, S.-K. ; Dept. of Electron. Eng., Fu Jen Catholic Univ., Taipei, Taiwan ; Wu, H.-C. ; Tsai, Y.-C.

A novel fault detection and diagnosis technique named the 'ping-pong' type approach for field programmable gate arrays (FPGAs) is proposed in the paper. The authors first derive efficient (k+1) test configurations for a single configurable logic block (CLB) which guarantees 100% fault coverage, where k denotes the number of inputs of a lookup table (LUT). Furthermore, the whole CLB array is divided into cell groups and each group contains two cells - the master cell and the slave cell. Since both cells can be used as the test pattern generator (TPG) and the blocks under test (BUTs) at the same time, one test session is required instead of two test sessions for traditional fault detection techniques. The test complexity can then be reduced significantly. The name of the ping-pong type approach comes from the fact that, if the master cell sends a test pattern to the slave cell, the output of the slave cell is forwarded to the input of the master cell as a test pattern. By iterating this process, all cells will receive pseudo-exhaustive test patterns. The output of each cell is read out immediately after one test pattern is applied through the configuration memory readback or implicit scan circuitry. Therefore, multiple fault detection and location can be achieved easily. Since the number of test sessions is less than that for the traditional approaches, significant speedup can be guaranteed. The detection and diagnosis complexity are compared with those of other works.

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:152 ,  Issue: 5 )