By Topic

Design of VLSI implemented signal processing systems based on signal flow graph analyses

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wen, K.A. ; Inst. of Electr. & Comput. Eng., Nat. Cheng Kung Univ., Taiwan ; Lee, J.Y. ; Jhing-Fa Wang ; Wu, C.S.

An efficient design approach based on signal flow graph (SFG) analyses is introduced. A common set of VLSI structures has been derived for homogeneous and shuffle-exchange SFGs and are shown to be applicable to a general set of signal processing algorithms. The feasibility of this SFG-oriented design approach is demonstrated by an efficient implementation of the convolutional encoder/decoder, which is a significant achievement for coding system design

Published in:

Circuits and Systems, 1988., IEEE International Symposium on

Date of Conference:

7-9 Jun 1988