By Topic

A new topology for power control of high efficiency class-E switched mode power amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

This paper presents a new methodology for improving overall efficiency of class-E power amplifiers. Power amplifiers are designed for maximum efficiency at the highest output power, while the efficiency decreases as the output power reduces. To achieve a long battery life and block interference, output power must be controlled based on the distance between a transmitter and a receiver. This new methodology employs optimized circuit topology in power control circuit in order to have small drop in efficiency at low output power. The proposed circuit is simulated using Hspice in 0.25 μm CMOS technology as well as ADS lumped model of spiral inductors is employed. The results indicate that the efficiency reduces about 40% when the power amplifier operates at 10% of the maximum output power.

Published in:

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)

Date of Conference:

20-24 July 2005