By Topic

DfM for SoC (design-for-manufacturability for system on a chip)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
A. Balasinski ; Cypress Semicond., San Jose, CA, USA

DfM (design-for-manufacturability) for efficient generation of mask data, optimization of manufacturing process, cost reduction, and best circuit performance of systems-on-chip are discussed. Beyond 100 nm technology node, layout pattern has to comply to many new requirements pertaining to database structure and complexity, suitability for image enhancement by the optical proximity correction, and mask data pattern density and distribution over the image field. A number of macro-, meso-, and microscopic effects such as reticle macroloading, planarization dishing, and pattern bridging or breaking would compromise fab yield, device performance, or both. This, given the already extremely high (and growing) process complexity, design cycle time and manufacturing cost, requires simulations to ensure that the first silicon out of the fab would yield. This work discusses the fundamentals of DfM in the area of layout best practices, mask data preparation, printability, and uniformization and the cost reduction.

Published in:

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)

Date of Conference:

20-24 July 2005