By Topic

A methodology for HW/SW specification and simulation at multiple levels of abstraction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tsikhanovich, A. ; Univ. de Montreal, Que., Canada ; Aboulhamid, E.M. ; Bois, G.

In this paper we propose a new specification and simulation modeling methodology that supports the application of transactional level modeling in the design cycle of hardware/software (HW/SW) systems allowing the exploration and validation of design alternatives at high levels of abstraction. The proposed methodology offers a possibility to unify functional and nonfunctional aspects of the system yielding to a holistic approach in specification modeling and simulation. We provide a general approach in system specification that separates three modeling aspects: a computational model, a language used for the functional specification and simulator semantics and implementation. This enables model reusability, design space exploration and specification relatively independent from HW/SW description languages.

Published in:

System-on-Chip for Real-Time Applications, 2005. Proceedings. Fifth International Workshop on

Date of Conference:

20-24 July 2005