By Topic

Analysis and high performance parallel architecture design for EBCOT in JPEG2000

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yi-Zhen Zhang ; Nat. Lab. on Machine Perception, Peking Univ., Beijing, China ; Chao Xu

This paper presents analysis and design of bitplane parallel architecture for embedded block coding with optimization truncation (EBCOT) tier-1 in JPEG2000. By detailed analysis of bitplane parallel context modeling, we discover the reason that causes the degradation of the parallel entropy coding performance. Two improved methods, referred to as data-pairs ordering (DPO) and flexible MQ (FMQ) coder are proposed. The coding speed can be improved greatly by using the improved bitplane parallel coding methods. Compared with the conventional bitplane parallel architecture, our architecture can decrease about 24% of the computation time.

Published in:

Image Processing, 2005. ICIP 2005. IEEE International Conference on  (Volume:3 )

Date of Conference:

11-14 Sept. 2005