By Topic

HIVE: an express and accurate interconnect capacitance extractor for submicron multilevel conductor systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Keh-Jeng Chang ; ICBD, Hewlett-Packard Co., Palo Alto, CA, USA ; Soo-Young Oh ; Lee, K.

This paper presents a new paradigm for fast and accurate 2-D and 3-D interconnect capacitance extraction suitable for sub-micron, multi-level (SMML) conductor systems. According to SMML interconnect process measurements and simulations, there are linear as well as nonlinear changes of area, fringing, and coupling capacitances when the interconnect pitch changes. A set of representative SMML layout structures are selected so that rigorous 2-D and 3-D simulations are done in advance for the nonlinear changes and fast interpolations/extrapolations are done for the linear changes. In this way, efficient and comprehensive capacitance curves can be generated to support VLSI designs. The average time spent on displaying the capacitance design curves on an X-window-based workstation is 1.4 seconds. The maximal difference between the interpolation/extrapolation results and the 2-D/3-D simulation results is within 3%

Published in:

VLSI Multilevel Interconnection Conference, 1991, Proceedings., Eighth International IEEE

Date of Conference:

11-12 Jun 1991