By Topic

Fast efficient algorithms for the factoring of multiple output logic functions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mathony, H.-J. ; Inst. of Inf. Process. Tech., Karlsruhe Univ., West Germany ; Baitinger, U.G.

Factoring is a technique for converting a two-level circuit description to a logical equivalent multilevel form to achieve economy or to meet fan-in and fan-out limitations of the given technology. The authors describe efficient algorithms that transform a two-level programmable-logic-array (PLA)-like representation of a logic function into a globally optimized multilevel multiple-output switching circuit by the use of algebraic factoring. They present the results of two synthesis algorithms, which show the influence of the factoring strategy on the area and delay of the resulting circuit. The algorithms are part of the CAD system FIGARO, which supports the automatic logic and physical design of finite state machines.<>

Published in:

Circuits and Systems, 1988., IEEE International Symposium on

Date of Conference:

7-9 June 1988