Skip to Main Content
An accurate physical model of switched-capacitor ΔΣ analog-to-digital converters (ADCs) noise is presented. Noise artifacts for various ADC blocks are captured using simple equations. Model is verified against measured 0.25-μm high dynamic range ADC test chip for a wireless receiver. Design guidelines based on the proposed model are discussed.