By Topic

Slow-wave phase shifter model and applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
B. Lakshminarayanan ; Dept. of Electr. Eng., South Florida Univ., Tampa, FL, USA ; T. Weller

A true time delay multi-bit MEMS phase shifter topology based on impedance-matched slow-wave CPW sections on a 500 μm, thick quartz substrate is presented. A semi-lumped model for the unit cell is derived and used in predicting the 4-bit phase shifter performance by cascading N-sections. Experimental data for a 4.6 mm long 4-bit device shows a maximum phase error of 5.5° and S11 less than -21 dB from 1-50 GHz. This multi-bit phase shifter is used in an electronically tunable TRL calibration set. It is shown via calibration comparison method that the accuracy of the tunable TRL is close to a conventional multi-line TRL calibration. A maximum error bound of 0.14 at 50 GHz is validated using a 0.3 pF capacitor on CS-5 substrate and a 100 Ω load on GaAs substrate.

Published in:

The 2005 IEEE Annual Conference Wireless and Micrwave Technology, 2005.

Date of Conference:

2005