By Topic

Small-signal and signal-flow-graph modeling of switched Z-source impedance network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gajanayake, C.J. ; Center for Adv. Power Electron., Nanyang Technol. Univ., Singapore ; Vilathgamuwa, D.M. ; Poh Chiang Loh

The Z-source inverter is a recently proposed converter topology that uses a unique X-shaped impedance network on its dc side for achieving both voltage-buck and boost capabilities. In the process of designing control schemes for the Z-source inverter, knowledge of the transfer function representing its unique dc impedance network is essential. Toward this end, this letter presents dynamic small-signal modeling of the Z-source impedance network using perturbed mathematical analysis and a signal-flow graph with parasitic components taken into consideration. In particular, the developed average control-to-output model reveals the presence of a right-hand-plane zero in the network transfer function, whose trajectories with variations in network parameters can be studied using classical root-locus analyses. Using the graphical signal-flow modeling approach, various disturbance-to-output transfer functions can also be derived with their parameter sensitivity similarly studied. Lastly, simulation and experimental results are presented for verifying the dynamic phenomena identified in this letter.

Published in:

Power Electronics Letters, IEEE  (Volume:3 ,  Issue: 3 )