By Topic

High-performance direct digital frequency synthesizers in 0.25 μm CMOS using dual-slope approximation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
De Caro, D. ; Dept. of Electron. & Telecommun. Eng., Univ. of Napoli, Italy ; Strollo, A.G.M.

This paper presents a detailed description of direct digital frequency synthesizers (DDFS) using an optimized piecewise linear approximation for phase to sine mapping, named dual-slope. The dual-slope technique allows reducing ROM size with respect to previously proposed piecewise-linear approximation approaches, with beneficial effects on system performances. Two high-speed DDFS have been fabricated and characterized in 0.25 μm CMOS technology. Both circuits produce two quadrature 12 bit outputs with a spectral purity of 80 dBc. The first circuit reaches a maximum operating frequency of 600 MHz by using six pipelining stages. The second circuit operates up to 480 MHz clock speed while dissipating only 72 μW/MHz. Analytical investigation of spectral performances achievable by using dual-slope approximation and detailed description of high-speed flip-flop employed in 600 MHz DDFS are also presented in this paper.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:40 ,  Issue: 11 )