By Topic

CMOS implementation of precise sample-and-hold circuit with self-correction of the offset voltage

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ferreira, L.H.C. ; Univ. Fed. de Itajuba, Brazil ; Pimenta, T.C. ; Moreno, R.L.

The authors describe the silicon implementation of a new sample-and-hold circuit topology. Its main feature is the self correction of the offset voltage that is generated mainly by the mismatch on the differential pair at the input and the charge injected by the NMOS switches in the sampling capacitor. The circuit was implemented in a CMOS CYE 0.8 μm n-well process from AMS. The results, initially obtained from simulations, were compared to real laboratory measurements. The comparison indicates that the measurements and the simulated results have a very strong correspondence. The real circuit is capable of reducing the total sample-and-hold output error to just 0.14% at a sampling rate of 250 kHz, so that a system which operates at 250 K samples can be implemented.

Published in:

Circuits, Devices and Systems, IEE Proceedings -  (Volume:152 ,  Issue: 5 )