By Topic

Field-programmable gate-array-based investigation of the error floor of low-density parity check codes for magnetic recording channels

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lingyan Sun ; Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA ; Hongwei Song ; B. V. K. V. Kumar ; Z. Keirn

Good performance of iterative detection and decoding using low-density parity check (LDPC) codes has stimulated great interest in the data storage industry. One major concern in using LDPC codes in the read channel is their error floor, which is still an open question. To investigate the performance of LDPC codes in low bit-error rates (BER∼10-10), we developed a high-throughput fully reconfigurable simulator using a field programmable gate array. Using this simulator, we are able to observe the performance of LDPC codes at low BER within a reasonably short time (10-10 within 1.5 h). We show the evaluation results for two types of LDPC codes.

Published in:

IEEE Transactions on Magnetics  (Volume:41 ,  Issue: 10 )