Cart (Loading....) | Create Account
Close category search window
 

Parallel processing of digital images using a modular architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Papadopoulos, C.A. ; Kings Coll. London, UK ; Clarkson, T.G.

Describes a parallel modular architecture that can perform high speed image processing by implementing digital signal processing algorithms in hardware. Speed performance is enhanced by the fact that different modules can be working simultaneously in parallel, on the same or a different set of data. The authors look in detail at how one of the parallel modules operates, and they propose how the system can be used to compress the data required to send or store a sequence of image frames, by encoding changes in consecutive frames in terms of geometric transformations

Published in:

Digital Processing of Signals in Communications, 1991., Sixth International Conference on

Date of Conference:

2-6 Sep 1991

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.