Cart (Loading....) | Create Account
Close category search window

Design and modelling of a III/V mobile-gate with optical input on a silicon substrate

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

16 Author(s)
Prost, W. ; Center for Semicond. & Optoelectronics, Duisburg Univ., Germany ; Kelly, P. ; Guttzeit, A. ; Khorenko, V.
more authors

The co-integration of III/V devices such as InGaAsP PIN diode and an (In)AlAs/In(Ga)As Resonant Tunnelling Diodes with state-of-the-art silicon NMOS transistors is studied. The III/V devices layers are epitaxially grown and fabricated on silicon substrates for the extraction of model parameters. The performance of a potentially low-cost optical receiver circuit on silicon is simulated using HSPICE up to 10 Gb/s.

Published in:

Indium Phosphide and Related Materials, 2005. International Conference on

Date of Conference:

8-12 May 2005

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.