By Topic

Linearity optimization of a high power Doherty amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

The linearity of a 30 W high power Doherty amplifier is optimized using post-distortion compensation. A balanced high power Doherty amplifier using two push-pull LDMOS FETs is linearized by optimum adjustment of the peaking compensation line, shunt capacitors and gate biases. The optimized Doherty amplifier measured results for a 4-carrier W-CDMA signal, achieved -43 dBc ACLR at a ±5 MHz offset frequency. This is an ACLR improvement of 12.2 dB and 6.5 dB in comparison to the Doherty amplifier before optimization and a class AB amplifier, respectively.

Published in:

Microwave Symposium Digest, 2005 IEEE MTT-S International

Date of Conference:

12-17 June 2005