By Topic

New suppression scheme of ΔΣ fractional-N spurs for PLL synthesizers using analog phase detectors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

This paper presents a new suppression scheme of ΔΣ fractional-N spurs for PLL synthesizers using analog phase detectors. The proposed scheme optimizes a phase difference of two phase-detector input signals to suppress spurious emissions caused by the ΔΣ fractional modulation. The phase difference is controlled by a preset signal for phase lock acquisition. The developed VHF-band ΔΣ fractional-N PLL synthesizer with a 2nd order MASH modulator suppresses the largest spurious level by 15dB using the proposed scheme.

Published in:

Microwave Symposium Digest, 2005 IEEE MTT-S International

Date of Conference:

12-17 June 2005