Cart (Loading....) | Create Account
Close category search window
 

Implementation of recursive and nonrecursive digital filters using the single multiplexed ROM in the quadratic residue number system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Krishnan, R. ; Dept. of Electr. Eng., Univ. of South Alabama, Mobile, AL, USA

Recursive and nonrecursive digital filters have been implemented using the proposed single-multiplexed dual-clock computational module (SDCM) in the bit-slice architecture. The amount of memory requirements has been reduced to 50% required for the quadratic-residue-number system (QRNS) or modified-QRNS filter architecture. These filter architectures are suitable for single-chip VLSI implementation of complex digital filters. Though the data rate is reduced by 50%, VLSI implementation of the filter architectures using the RNS principle is certainly possible in this approach

Published in:

Circuits and Systems, 1988., IEEE International Symposium on

Date of Conference:

7-9 Jun 1988

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.