By Topic

Efficient execution on reconfigurable devices using concepts of pipelining

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
F. Dittmann ; Heinz Nixdorf Inst., Paderborn Univ., Germany

The efficiency of algorithms on reconfigurable devices can be increased significantly using concepts of pipelining. However, pipelining must not necessarily be limited to introduce temporal parallelism to the execution paths on the reconfigurable device. It also can help to hide the often long reconfiguration time in the case of dynamic run time reconfiguration, i.e., during processing in one area, another one can be reconfigured. This work formulates the stages on run time reconfigurable systems and shows how to derive optimal partitioning of reconfiguration area with respect to the characteristics of the algorithms to be mapped and the characteristics of the execution platform. The goal of the thesis is to develop a comprehensive model for efficient execution of algorithms on run time reconfigurable systems referring to pipeline based run time reconfiguration.

Published in:

International Conference on Field Programmable Logic and Applications, 2005.

Date of Conference:

24-26 Aug. 2005