By Topic

Real-time Handel-C based implementation of DV decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gorgon, M. ; Dept. of Automatics, AGH Univ. of Sci. & Technol., Krakow, Poland ; Cichon, S. ; Pac, M.

In the paper, an FPGA realization is described for a DV decoder, working in real-time with digital signal conformant to IEC-6 1834-2 standard. The FPGA decoder covers the following stages of the signal decompression: Inverse VLC, Inverse Quantization, Inverse Weighting, Inverse DCT and all the auxiliary operations. Each stage of the operation has been realized by creation of processing element, based on the function codes implemented in Handel-C language. In order to achieve a real-time performance, optimization has been carried out for algorithms and all function codes. Next, a pipeline implementation for the video stream has been completed. Finally, the function execution has been parallelized in the pipeline at the single video block level. Hardware-software test stand has been designed and set-up and then testing has been carried out on real data transmitted on-line from a DV camcorder.

Published in:

Field Programmable Logic and Applications, 2005. International Conference on

Date of Conference:

24-26 Aug. 2005